Introduction
Fuzzy Logic controllers have been successfully applied in a large number of control applications, with the most commonly used controller being the PID controller. Fuzzy logic controllers provide an alternative to PID controllers, as they are a good tool for the control of systems that are difficult to model. The control action in fuzzy logic controllers can be expressed with simple "if-then" rules (Poorani et al., 2005) . Fuzzy controllers are more sufficient than classical controllers as they can cover a much wider range of operating conditions than classical Controllers. In addition, fuzzy controllers operate with noise and disturbances of a different nature. The common method for designing a fuzzy controller is to realize it as a computer program. Higher density programmable logic devices, such as the FPGA, can be used to integrate large amounts of logic in a single IC. The FPGA provides greater flexibility than ASIC, and can be used with tighter time-to-market schedules. The term programmable highlights the customization of the IC by the user. Many researchers have discussed the design of the hardware implementation of fuzzy logic controllers. A number was specialized for control applications, and aimed to get better control responses. These researches have concern using new techniques in fuzzy control, in order to get higher processing speed versus low utilization of chip resource (Jain et al., 2009 and Islam et al., 2007) The hardware implementation of fuzzy logic controllers has many requirements, such as high-speed performance, low complexity and high flexibility (Leonid, 1997) . With this type of application, and to provide these requirements, it is necessary to avoid various limitations and challenges. In deriving a practical PIDFC structure, it is desirable to reduce the number of inputs. In addition, it is difficult to formulate the fuzzy rules with the variable sum of error ( e of fuzzy sets implemented in the fuzzifier block, such as those in the controllers proposed in (Hassan et al., 2007) and (Seng et al., 1999) . It is desirable to simplify the structure of the PIDFC controller to offer higher flexibility versus low-chip resources. The majority of PID fuzzy controller applications belong to the direct action (DA) type; here the fuzzy inference is used to compute the PID controller actions, not to tune the PID parameters . Therefore, it is necessary to design a tuning method inside the digital fuzzy chip, especially with the DA type, in order to scale the universe of discourse for the inputs/outputs variable in the PIDFC, and to obtain the best tuning case in the operational range. Changing the scaling gains at the input and output of PIDFC has a significant impact on the performance of the resulting fuzzy control system, as well as the controller's stability and performance (Leonid et al., 2000) . Therefore, it is necessary to use an optimization method to calculate the optimal values of these gains. In recent years, several researchers have designed fuzzy controllers with different ranges of accuracy. Most of these controllers have 6-8 bits of accuracy (Poorani et al., 2005) , (Tipsuwanpornet al., 2004) , (Hassan et al., 2007) , (Solano et al., 1997) , (Gabrielli et al., 2009) . This accuracy has a trade off with the speed of the process and it may affect the process behavior inside the digital fuzzy chip (Jantzen, 1998) , (Ibrahim, 2004) . Furthermore, increasing the accuracy will also increase the hardware complexity versus low-speed performance and vice versa. However, none have evaluated the same controller with different ranges of accuracy. Hence, it is necessary to find the best accuracy inside the digital chip that offers low hardware complexity versus high-speed performance. The aim of this chapter is to design a PIDFC that can efficiently replace other fuzzy controllers realized as a computer program, that have the ability to serve a wide range of systems with real-time operations. To achieve this aim, the following points are addressed:
Controller type Optimization and tuning method System Type (Li and Hu , 1996) PID with FIS Tuned by FIS Process control (Tipsuwanpornet al., 2004) Gain scheduling PID FC Gain scheduling Tuning method Level and temperature (Poorani et al., 2005 1. To design a PIDFC with improved fuzzy algorithm that offers low implementation size versus high processing speed. 2. To aid the PIDFC with a tuning gains block inside the FPGA chip that makes the design able to accept PSO-based optimal scaling gains. 3. To design two versions of the proposed PIDFC. The first one is an 8-bits PIDFC, while the second one is a 6-bits PIDFC. 4. To test the proposed design with different plants models with a unity feedback control system. Many researchers have discussed different approaches to the present fuzzy algorithms that offer high-processing speed and small chip size. Many of the fuzzy controllers implemented in the literature using FPGA, have many limitations and challenges with the structure, such as those in the shape of fuzzy sets implemented in the Fuzzifier block. This thesis will deal with some of these limitations. Table I lists the related FPGA-based controllers in the literature, highlighting the tuning and optimization methods used as well as the type of application and the type of controller.
PID fuzzy logic controller
A PID fuzzy controller is a controller that takes error, summation of error and rate of change of error (rate for short) as inputs. Fuzzy controller with three inputs is difficult and not easy to implement, because it needs a large number of rules and memory (Leonid, 1997) . In the proposed design, if each input is described with eight linguistic values, then 8x8x8=512 rules will be needed. The PIDFC can be constructed as a parallel structure of a PDFC and a PIFC, and the output of the PIDFC is formed by algebraically adding the outputs of the two fuzzy control blocks (Leonid, 1997) . In deriving a practical PIDFC structure, the following remarks are made (Hassan et al., 2007) , (Leonid, 1997) , (Obaid et al., 2009) : Remark 1: For any PIDFC, the error (e) is considered as the necessary input for deriving any PID structure. Remark 2: It is difficult to formulate control rules with the input variable sum-of-error ∑e, as its steady-state value is unknown for most control problems. To overcome the problem stated in remark 2, a PDFC may be employed to serve as a PIFC in incremental form, where a PD fuzzy logic controller, with summation at its output, is used instead of the PIFC (Hassan et al., 2007) , (Obaid et al., 1999) .
Particle swarm optimization
PSO is an evolutionary computation technique-based developed by Eberhart and Kennedy in 1995 (Wang et al., 2006) . It was inspired by the social behavior of birds flocking or fish schooling, more specifically, the collective behaviors of simple individuals interacting with their environment and each other (Wang et al., 2006) . PSO has been successfully applied in many areas: function optimization, artificial neural network training, fuzzy system control, and other areas where evolutionary computation can be applied. Similar to evolutionary computation (EC), PSO is a population-based optimization tool (Wang et al., 2006) , (Allaoua et al., 2009 ). The system is initialized with a population of random solutions and searches for optima by updating generations. All of the particles have fitness values that are evaluated by the fitness function to be optimized, and have velocities that direct the flying of the particles (Wang et al., 2006) . In a PSO system, particles change their positions by flying around in a multidimensional search space until computational limitations are exceeded.
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The concept of the modification of a searching point by PSO is shown in Fig. 1 (Allaoua et al., 2009) . Fig. 1 . Concept of the Modification of a Searching Point by PSO (Allaoua et al., 2009 ).
In the PSO algorithm, instead of using evolutionary operators such as mutation and crossover, to manipulate algorithms, for a d-variable optimization problem, a flock of particles are put into the d-dimensional search space with randomly chosen velocities and positions knowing their best values so far (Pbest) and the position in the d-dimensional space. The velocity of each particle, adjusted according to its own flying experience and the other particle's flying experience. For example, the i-th particle is represented as xi = (xi, 1, xi, 2… xi, d) in the d-dimensional space. The best previous position of the i-th particle is recorded and represented as (Allaoua et al., 2009 ):
The index of best particle among all of the particles in the group is gbestd. The velocity for particle i is represented as vi = (vi,1 ,vi,2 ,…, vi,d) . The modified velocity and position of each particle can be calculated using the current velocity and the distance from Pbesti, d to gbestd as shown in the following formulas (Allaoua et al., 2009 ): 
The proposed PSO algorithm
The main aim of the PSO algorithm is to tune the controller parameters [Kp, Kd, Ki, Ko] , by minimizing the cost function for minimum values in order to get the optimal gains value for these parameters. The target cost function is the integral square error (ISE), this is simple function and can easy represented in the fuzzy algorithm. The cost function (equation 4) is calculated by swapping the searching results in the local position with the minimum value of the function until reaching the best global search. In this case, the proposed PSO algorithm is 6-dimension in the population size for PIDFC (also can do it by 4-dimenssion), 3-dimension in the case of the PIFC and PDFC. This dimension belongs to the controller parameters, which represent the particle (X) inside the population space. These particles are explained in equations (5, 6 and 7) with ith iteration path. Note that during the search process the resulting gains were constrained by the interval [Xmin Xmax] to search with these limits in order to cover the range of the operational range (universe of discourse). Fig.  2 shows the flow chart of the proposed PSO algorithm. Fig. 3 shows the general block diagram of the controller chip in a unity feedback control system. In recent years, many of the digital fuzzy applications have different ranges of the accuracy. Most of them have 6-8 bits of accuracy (Poorani et al., 2005) , (Tipsuwanpornet al., 2004) , (Hassan et al., 2007) , (Solano et al., 1997) , (Gabrielli et al., 2009) , (Obaid et al., 2009) , (Obaid et al., 1999) . This accuracy may affect the process behavior inside the digital fuzzy chip; also it has a trade off with the speed of the process (Leonid , 1997) , (Jantzen, 1998) , (Ibrahim, 2004) . Therefore, it is necessary to find which range has better accuracy inside the digital chip. Two versions of the proposed PIDFC were designed, the first one is an 8-bit which uses 8 bits for each input/output variables. The second version is a 6-bit which uses 6 bits for each input/output variable. To make the discussion clear and general for the proposed controller in the following sections, symbol (q) will be used to represent the range of accuracy, (q=8) in the proposed 8-bits design, and (q=6) in the 6-bits version of the proposed design.
Block diagram of the PIDFC

Structure of the PIDFC design
Generally, to represent PIDFC, it is required to design a fuzzy inference system with three inputs that represent the proportional, derivative, and integral components, and each one of them can have up to eight fuzzy sets. Therefore, the maximum number of the required fuzzy rules is 8 3 =512 rules. To avoid this huge number of rules, the proposed controller was designed using two parallel PDFC to design the PIDFC as discussed earlier (Hassan et al., 2007) , (Obaid et al., 2009) , (Obaid et al., 1999) . The second PDFC was converted to a PIFC by accumulating its output. Fig. 4 shows the structure of proposed PIDFC, where FIS refers to the fuzzy inference system with its three blocks, Fuzzifier, inference engine and defuzzifier. Both controllers, PDFC and PIFC, receive the same error signal. The structure of the single PDFC is discussed in the next sections. The main block in the PDFC is the fuzzy inference block which has two inputs (e(n) and () en Δ ), one output (U(n)) fuzzy system of Mamdani type that uses singleton membership functions for the output variable. Initially, the two input signals are multiplied by a gain coefficient (K p and K d or K p and K i ) before entering the fuzzy inference block. Similarly, the output of the fuzzy inference block is multiplied by a gain coefficient (K o ) (Hassan et al., 2007) , (Obaid et al., 2009) , (Obaid et al., 1999) . At the same time, the output of the fuzzy inference block in the second PDFC is multiplied by a gain coefficient and then accumulated to give the output of the PIFC. Subsequently, both outputs of the PDFC and PIFC are added together to give the PIDFC output (u PID ). The final design works as a PDFC, PIFC, or PIDFC, depending on the two selection lines sw 1 and sw 0, , which provide a more flexible design to cover a wide range of systems. The PIDFC is designed using two blocks of PDFC, and the main block in the proposed design is the PDFC block.
The main components inside the PDFC block are: Tuning-gain block, Fuzzifier block, inference engine block, and Defuzzifier block. 
Tuning-Gain Block
The tuning-gain block is used at each of the two inputs and also at the output of each PDFC block. This block receives and multiplies two inputs: the variable to be scaled (input or output) and its related gains, this implies the proposed tuning method via scaling the universe of discourse. An eight-bit latch was used at each Tuning-gain block to store the gain coefficient value received from one of the gain ports, depending on selection line values. The "*" operator was used in the VHDL files of the design to express a multiplication process just like a conventional language. This process has been designed at the behavioral level of abstraction in VHDL code, i.e. during the design synthesis process, if the library "IEEE.std_logic_signed" was included in the VHDL files (Hassan et al., 2007) , (Obaid et al., 2009) , (Obaid et al., 1999) . Fig. 5 shows the Tuning-gain block with more details.
Fig. 5. Input/Output Tuning Block
Every "*" operator is synthesized to a signed number multiplier directly (Hassan et al., 2007) , (Obaid et al., 2009) , (Obaid et al., 1999) . Fig. 6 shows the Tuning-gain block with more details. The fuzzy inference block in each PDFC can handle positive values only, and the error and its rate signals can have positive and negative values (Hassan et al., 2007) , as the shifting process has been designed to convert the input variables range from [ 11 22 1
This process implies adding the number ( 1 2 q− ) to the input variable. This addition has been designed by inverting the last bit (MSB) of the input variable (Hassan et al., 2007) , (Obaid et al., 2009) , (Obaid et al., 1999) . The shift process at the output has been designed using subtraction, instead of addition, to convert the range of the output variable from [ 021
. This specification will increase the flexibility of the proposed design.
Fuzzifier Block
The overlapping degree (V) in the proposed design is two, which means that at each time instance there are two active, (have nonzero membership values), fuzzy sets for each input variable at maximum. The proposed fuzzification process has been designed using two fuzzifier blocks, one for each input variable. The fuzzifier block implies the fuzzification process by taking the input and producing four output values. These values represent the sequence numbers of the two active fuzzy sets (e1, e2 and de1, de2) and the membership degrees of the variable for each one of them (μe1, μe2 and μde1, μde2 ). The memory base was designed using ROM. The use of ROM is better than RAM when the programmability is directly achieved by the implementation techniques (as in the case of FPGA) (Barriga et al., 2006) . The fuzzifier block was designed using memory based membership functions (MBMSF) (Solano et al., 1997) , (Barriga et al., 2006) . This method reduces the restrictions of the fuzzy set shapes, even it needs a smaller memory size than other method such as the arithmetic method. The memory model has been implemented with maximum possible membership values in the proposed design, where the maximum coded in p values is (2 1 p − ), where p=4 bits in the 6-bits version of the PIDFC, and p=6 bits in the 8-bits version of the PIDFC. This dictates that the summation of membership values of two consecutive fuzzy set is always equal to ( 2 1 p − ). Each word in the MBMSF is divided into two parts. The first part represents the sequence number of the active fuzzy set (3-bits, in both versions). Assigning 3 bits for the sequence number of the fuzzy sets, gives the controller flexibility to accept for each input variable for up-to 8 fuzzy sets. The second part of the memory word is p bits data word which represents the membership value of the input in the active fuzzy set. The total memory length for each input is equal to ( 2 q ). www.intechopen.com
Inference Engine Block
The inference engine consists of three blocks: rule selector, rule memory, and minimum circuit as shown in Fig. 7 . Different mechanisms have been used to minimize both the calculation time and the area of the fuzzy inference system; among the most interesting methods is the active rules selector concept (Hassan et al., 2007) , (Solano et al., 1997) , (Obaid et al., 2009) , (Barriga et al., 2006) , (Huang and Lai, 2005) , (Obaid et al., 1999) . This block uses the information from fuzzifier, which belongs to the active fuzzy sets to launch only active rules. This reduces the number of processed rules. Furthermore, by using an active rule selector, the number of rules to be processed will be reduced according to this equation (Hassan et al., 2007) : 
Where m is the number of inputs, and V is the maximum number of overlapped fuzzy sets. In the proposed design, it is assumed that m = 2 and V = 2. Hence, the number of active rules at each time is: 2 24 m V = = rules. In each counter cycle, the membership degrees delivered from the two multiplexers are combined through the minimum circuit to calculate the applicability degree of the rule (µ k ), while the active fuzzy set sequence numbers are combined directly to address a rule memory location that contains the corresponding rule consequent (ß k ). The rule memory is a ( 23 2 q × × ) bits ROM, and each word in it represents the position of the output singleton membership functions of one rule.
Defuzzifier Block
The defuzzification process in the defuzzifier block has been designed using the Centroid method. The four main components that represent the proposed defuzzifier are: two accumulators, one multiplier, and one divider. The defuzzifier block accepts the information from the inference engine (four (µ k ), and four (ß k ) each time), and produces an output (crisp set) to the output -tuning gain block, as shown in Fig. 8 . Table 2 . Fuzzy Rules.
The defuzzifier block was designed with two stages to reduce the memory size of the target device. Both accumulators are reset every four clock cycles to receive the next four active rules of the next input. Note that µ k and ß k are delivered from the inference engine in series during four consecutive clock cycles, instead of being produced in parallel in one clock cycle. This will reduce the used area of the FPGA device, at the expense of increasing time interval between input latching and output producing (Hassan et al., 2007) . However, during the design, whenever a trade off between area and speed is found, it is directed to optimize (reduce) area at the expense of speed reduction, since the maximum time delay caused by controller is still much less than the minimum sampling time in many control systems. Even less than other controllers proposed in the literature (Poorani et al., 2005) , (Tipsuwanpornet al., 2004) , (Hassan et al., 2007) , (Obaid et al., 2009) , (Alvarez et al., 2006) , (Lund et al., 2006) , (Obaid et al., 1999) . Here, the multiplication process was designed at the behavioral level (the method used in the tuning-gain block). The only difference is that another library called "IEEE.std_logic_unsigned" must be used instead of the library "IEEE.std_logic_signed", to ensure that the produced multiplier after the synthesis process is an unsigned number multiplier (because the proposed fuzzy inference block can only handle positive numbers only) (Hassan et al., 2007) , (Obaid et al., 2009 ). The group involves eight triangular membership functions for each input variable, eight singleton membership functions for output variable, and the rule table of 64 rules has been used in the proposed PIDFC, as shown in Fig. 9 and Table II . The use of a singleton membership function is to increase the computation speed versus low complexity (Leonid , 1997) . And also for the majority of applications, using singleton fuzzy sets is more sufficient (Ying, 2000) . 
FPGA design considerations
The proposed device for the hardware implementation is the Virtex FPGAs family from Xilinx Company. Vertex FPGAs family is a useful device to the proposed design, it has internal RAM block. Virtex FPGAs consist of several large block memories. These complement the Look Up Table (LUT) . This performance is very useful because the fuzzy system always needs large memory to store fuzzy sets information and rules table (Xilinx Company, 2009 ). The final design of the PIDFC has (3*q + 36) pins, four 8-bit input ports, two q-bits input ports and one q-bit output ports as well as 4 control signal pins, Note that the Reset signal does not change the contents of ROM or gain coefficients latches. However, the contents of ROM, as stated before can not be altered during the operation of the controller. The clock speed has a maximum frequency of 40 MH. This is necessary to cover a wide range of systems with a high sampling time.
Simulation environments
The Altera Quartus II 9.0 program was used to get the compilation and timing test results as well as the synthesized design. The ModelSim simulation program was also used for the purpose of simulation for all tests with the proposed design. The same design was designed in Matlab environments in order to make comparisons. The ModelSim stores the simulation data in text files, these files are used in Matlab and convert it to decimal vectors, which are used to plot the analog responses. Fig. 10 shows the Coding and Simulation environments used with the proposed design. 
Timing analysis
The overall structure of the proposed PIDFC needs 16 clock cycles to complete one process. The input tuning-gain block needs one clock cycle. The fuzzification process needs one clock cycle. The inference engine needs four clock cycles to generate the four active rules consequent, 1234 ,,, β βββ and their corresponding applicability degrees 1234 ,,, μ μμμ .
Another four clock cycles are needed to calculate the terms μ . Subsequently, the division process starts and it takes eight clock cycles, which are split into two four-clock stages. The last clock cycle is needed to perform the output tuning-gain block.
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Control surfaces test (comparison case study)
This test is performed to make sure that the fuzzy inference system used inside the FPGAbased controller (FBC) is working properly. This test involves generating the control surface using fuzzy sets and the rule shown in Fig. 9 and Table 2 . This test has been used to make a comparison between both types of FBC with MSBC in order to evaluate the accuracy of the digital design implemented on FPGA with respect to the Matlab design. The control surfaces generated by MSBPD, 6FBC, MSBC and 8FBC are shown in Fig. 11 and Fig. 12 . This surface reveals the effect of rounding and approximation processes (inside the FPGA design) on the result and also shows the accuracy of each version of the controller with respect to the Matlab-Based design. Generally, these statistics show that the surfaces generated by the fuzzy inference system of 8FBC are smoother than the surfaces generated by the fuzzy inference system of 6FBC with respect to MSBC, since the 8FBC has better accuracy and is adequate for this design. 
The proposed controller with unity feedback control system
As mentioned before, the simplest and most usual way to implement a fuzzy controller is to realize it as a computer program on general purpose computers. Therefore, a comparison has been made between the simulation results of the two FPGA-based controller versions. The 6 bits FPGA-Based Controller (6FBC) and the 8 bits FPGA-Based Controller (8FBC), and the simulation results of the Software Base Controller designed using Matlab (MSBC). These comparisons are necessary to show that how FPGA-based design is close to Matlab-based design. The first level of this comparison was made using ModelSim as the test bench simulation before generating the results in a Text File. Subsequently, as explained before, these files were taken to the Matlab environment to do the comparison. The controllers www.intechopen.com (6FBC, 8FBC, and MSBC) have been used in unity feedback control systems, and subjected to 0.5 step input. Mathematical models of five different plants have been used for this test. These consist of four case studies with linear systems and one case study with a nonlinear system. Each one of these plants has been designed in MATLAB software (for simulation in MATLAB), and also in non-synthesizable VHDL code (for simulation in ModelSim). Since each controller could serve as PDFC, PIFC, or PIDFC, a test was made for each one of these types. PSO was used to obtain the optimal values of the controller parameters that represent the tuning gains. Where the information of the proposed PSO algorithm is listed as follows: Population size: 100, W= [0.4 to 0.9], C1, C2=2, Iteration reached with every case is=1000 iteration path, and the particle searching range depends on the trial and is different in every case. All X-axes represent the time.
First order plant (first case study)
Many industrial processes such as level process can be represented by a first order model . Equation (9) shows the mathematical plant model (in s-plane). A discrete transfer function of this model has been obtained using the ZOH method, and the selected sampling period (T) is 0.1. Equation (10) shows the discrete transfer functions, (in z-plane). The searching range of the particle for this case ranges from [Xmin Xmax], and by using trial to reach the operational range with the universe of discourse. The optimal values of Kp, Kd, Ki, and Ko used in this test were selected using PSO; and listed in www.intechopen.com Fig. 13 shows the test bench simulation results using ModelSim. This test is generated using non-synthesizable VHDL code, and the controller gives action at 0.3 µs. The 6FBC has the same procedure except the real data which has different values. ModelSim stores the results as digital data in a text file; this file is manipulated in Matlab environments to change the data to decimal before using it as a comparison. The closed loop responses with 0.5 step input are shown in Fig. 14 . In Fig. 14-a , it seems that the response has a large study state error. This is because the controller is PDFC, this controller affects the transient response (rise time, overshoot), but has no effect on the steady state error (at most). When the PIFC is applied on the first order system, the error disappears, and the system is first order, since there is no overshoot in this system (Fig. 14-b) . When the PIDFC is applied for this system, as shown in Fig. 14-c , the response has a fast rising time with zero overshoot and error. However, although the 6FBC can sometimes give a response close to the MSBC response, at most, the 8FBC has smoother responses to MSBC than the 6FBC. The response performance of the proposed controllers is listed in Table 5 . 
Controller type Error Over shoot Rising time Settling time
Delayed first order plant (second case study)
The time delay occurs when a sensor or an actuator is used with a physical separation . Equation (11) shows the mathematical plant model (in s-plane). The discrete transfer functions of this model were obtained using the ZOH method, and the selected sampling period (T) is 0.1. Equation (12) shows the discrete transfer functions, (in z-plane). The searching range of the particle for this case is [Xmin Xmax], and by using trial to reach the operational range with the universe of discourse. Fig. 15 shows the test bench simulation results using ModelSim. This test is generated in the same procedure as explained before. The controller gives action at 0.3 µs (Fig. 15) , the delay with the systems affects the beginning of the real data (the response). The closed loop responses with 0.5 step input are shown in Fig. 16 . In Fig. 16 -a, again the response has a large study state error with the PDFC. When the PIFC is applied on the first order system (see Fig. 16-b) , the error disappears with 8FBC. The 6FBC has a large steady state error, as the responses of the systems that use 8FBC are closer to the MSBC responses. When the PIDFC is applied for this system, as shown in Fig. 16 -c, the response is close to the responses when using the PIFC. In all this, 8FBC has smoother responses to the MSBC than the 6FBC. The responses performance of the 8FBC are listed in Table 7 . 
Second order plant (third case study)
The position control of an AC motor process or temperature control can be represented by a second order model . Equation (13) shows the mathematical plant model (in s-plane). Discrete transfer functions of this model were obtained using the ZOH method, and the selected sampling period (T) is 0.2. Equation (14) shows the discrete transfer functions, (in z-plane). The searching range of the particle for this case is ranging as [Xmin Xmax], and by using trial to reach the operational range with the universe of discourse. Fig. 17 shows the test bench simulation results using ModelSim for 8FBC; this test is generated using the same procedure as explained. The controller gives action at 0.3 µs (Fig.  17) . This means the same action with CS1 and CS2, which represent the linear models. The closed loop responses with 0.5 step input are shown in Fig. 17 . CS3 is a second order plant, and has a steady state error with non-controlled response. In Fig. 18 -a, when PDFC is applied the overshoot is limited by the action of this controller, but the response still has a steady state error. When the PIFC is applied to this system (see Fig. 18-b) , the error is disappears with 8FBC, and the system still has overshoot. The 6FBC has a rough and nonsmooth response as can be seen in the control action figures where sharp spikes appear along the steady state part, while the responses of the systems that use 8FBC are closer to the MSBC responses. When the PIDFC is applied for this system, as shown in Fig. 18 -c, the 8FBC response is close to the responses using MSBC, with zero error and little overshoot. The Responses Performance of the proposed 8FBC with CS3 is listed in Table 9 . Table 9 . Responses Performance of the Proposed 8fbc with CS3.
Range of Particle
Delayed second order plant (fourth case study)
The time delay occurs when a sensor or an actuator are used with a physical separation . Equation (15) shows the mathematical plant model (in s-plane). Discrete transfer function of this model was obtained using the ZOH method, and the selected sampling period (T) is 0.2. Equation (16) shows the discrete transfer functions, (in z-plane). The searching range of the particle for this case is ranging as [Xmin Xmax], and by using trial to reach the operational range with the universe of discourse. The optimal values of K p , K d , K i , and K o used in this test were selected using PSO; and listed in Table 10 . Optimal Gains Values Used with CS4. Fig. 19 shows the test bench simulation results using ModelSim for 8FBC. This test is generated using the same procedure as explained before. The delay with the system only affects the value of the real data (response). The controller gives action at 0.3 µs. The closed loop responses with 0.5 step input are shown in Fig. 20 . CS4 is the same model as CS3 but with delay. In Fig. 20 -a, when the PDFC is applied, the overshoot is limited by the action of this controller, but the response has a large steady state error. In this case the 8FBC is very close to the MSBC while the 6FBC has a non-smooth response. When the PIFC is applied to Fig. 19 . Timing Diagram using ModelSim of the Controller (8FBC) with CS4 in unity Feedback Control system. this system (see Fig. 20-b) , the error disappears with the 8FBC with little overshoot. The 6FBC has a large steady state error while the responses of the systems that use 8FBC are closer to the MSBC responses. When the PIDFC is applied for this system, as shown in Fig.  20 -c, the 8FBC response has better overshoot to the responses using MSBC, and is very close to the MSBC in the steady state response. The 6FBC has a long rising time with steady state error. The Responses Performance of the proposed 8FBC with CS4 is listed in Table 11 . Table 11 . Responses Performance of the Proposed 8FBC with CS4.
Non-linear plant model (fifth case study)
A mathematical model of nonlinear plant (inverted pendulum) has been used to test the PIDFC with unity feedback control system; this model is characterized by Equation (17) and Equation (18) (Passino and Yurkovich, 1998) . 
100 100
The first order filter on u to produce ū represents an actuator. Assuming the initial conditions y(0) = 0.1 radians (= 5.73 deg.), y˙(0) = 0, and the initial condition for the actuator state is zero. For simulation of the fourth-order, the Runge-Kutta method was used with an integration step size of 0.01 (Passino and Yurkovich, 1998) , (Obaid et al., 1999) . Again, this plant has been designed using MATLAB software (for simulation in MATLAB), and in VHDL code (for simulation in ModelSim). A special package was designed in VHDL code to represent the trigonometric functions and fourth-order Runge-Kutta method, which are not available in Quartus II (or in ISE) standard libraries (Obaid et al., 1999 Fig . 21 shows the test bench simulation results using ModelSim for 8FBC and the controller gives an output at 0.7 µs after the input latching (Fig. 21) . The 6FBC has the same procedure in ModelSim and produces an output at 0.62 µs. The Responses Performance of the proposed controller with CS5 is listed in Table 13 . Where the bound of the settling time of the pendulum to reach its initial position with the force applied to the cart is -0.02 and +0.02 with both versions. The first time of the pendulum reach s the initial position is listed as the rising time. When using a nonlinear system for testing, both versions (6FBC and 8FBC) provide generally good responses although there is some oscillation. One must not be deceived by the steady state error that appears in Fig. 22 , as it represents less than 1% of the output range in the case of 6FBC and less than 0.5% of the output range, in the case of 8FBC. The absolute mean difference between the nonlinear plant response, using MSBC, and the www.intechopen.com nonlinear plant response, using 6FBC is less than 0.017. The absolute mean difference between the nonlinear plant response, using MSBC, and the nonlinear plant response, using 8FBC is less than 0.006 as shown in Fig. 22 . The experimental result is carried out by using the nonlinear inverted pendulum (the last case study CS5). The experimental data recorded to the inverted pendulum has been used in this test in unity feedback control system. This data has been recorded by Sultan (Sultan, 2006) to analyze, design & develop a control loop for the given inverted pendulum (with servomechanism). The pendulum reaches the initial position zero at 0.058 second with overshoot equal to 0.025 and undershoot equal to 0.02. Fig. 23 shows the experimental data simulation of the inverted pendulum with the PIDFC in 8-bit version. The controller (8FBC) provides a good control performance with respect to the simulation results of the same case as shown in Table 13 . Table 13 . Responses Performance of the Proposed 8fbc with CS5.
Results comparison and discussion
The proposed design has been coded in Matlab environments as explained before. The aim of this test is to find to what extent the 6FBC and 8FBC responses are close to the MSBC responses with respect to the accuracy. In contrast to the 6FBC, the responses of the systems that use 8FBC are smooth (as MSBC responses). When the 6FBC or 8FBC is used as PIFC or PIDFC, the system responses will settle at a value close to the response settling value of systems that use MSBC. The reason being the rounding error in the PI component, the proposed PIDFC consists of a PDFC and PIFC, the PIFC is a PDFC with a summation block at its output. This error could be positive or negative. Sometimes, during the summation process, the rounding error cancels itself. Commonly, in CS1 and CS2, it is clear that the responses have a steady state error with PDFC, because these systems do not have an overshoot, only a steady state error (no need to use PDFC), and this test is used to evaluate the multi structure in the proposed PIDFC. The absolute mean of differences between the MSBC and 6FBC was less than 0.07 with the linear systems and less than 0.017 with the nonlinear system, while the absolute mean of differences between MSBC and 8FBC was less than 0.017 with the linear systems and less than 0.006 with the nonlinear system. The proposed controller has good responses performance with respect to the classical controller proposed in the literature, and also better responses as compared it with other type of fuzzy PID controller. CS1, CS2 and CS3 have been used in the work proposed in . In this work, Genetic algorithm (GA) based optimal fuzzy PID controller was used with new methodology (Matlab-based). Table 14 lists the comparison of the responses performance of this work with respect to the proposed PIDFC (8FBC) with CS1, CS2 and CS3. This comparison consists of rising time (Tr), settling time (Ts) and overshoot (OV). The proposed PSO-PIDFC with the linear cases CS1 and CS2 have no overshoot and a short rising and settling time with respect to other types of controller designed in the literature with the same models. For the CS3, there is a 0.005 overshoot and short rising and settling time with respect to other types of controller designed in the literature with the same model. The proposed PSO-PIDFC with the nonlinear cases (CS5) have zero overshoot and 0.13, 0.1 rising and settling time respectively, while other types of controller with the same nonlinear model have an overshoot and longer rising and settling time. In CS5, a mathematical model of nonlinear plant (inverted pendulum) was used to test the controller with a unity feedback control system. This case has been used in (Jain et al., 2009) , (Masmoudi et al., 1999) and (Jain et al., 1999 ) (Matlabbased) with different types of controllers. In (Jain et al., 2009) , Bacterial Foraging (BF) algorithm was used for tuning the parameters of the PID controller for optimal performance, while (Jain et al., 1999 ) used a comparison between Evolutionary Algorithms namely Gas (Genetic Algorithms), and Swarm Intelligence i.e. PSO and BG. In (Jain et al., 1999) as there was no need to know the value of rising time as they used a reference input equal to zero. It is not considered by this author either. Therefore, a comparison is made with the proposed 8FB (PIDFC) with those presented in (Jain et al., 2009) , (Masmoudi et al., 1999) and (Jain et al., 1999) . This comparison is listed in Table 15 . In the case of (Jain et al., 1999) , PSO had the best responses with respect to the other methods proposed by this author, hence, we will compare with PSO and ISE only. Other comparison has been made to the proposed design with respect to FPGA chip resources. This comparison involves the utilization of the chip resources in the proposed FPGA-based PIDFC with respect to the other FPGA-based controllers proposed in the literature. It also involves a comparison with respect to the time required per one action with the maximum frequency. This comparison was made after compiling the design using the ISE program provided by Xilinx Company, because this tool provides a clear Report for the chip resources, even it was used by the authors in the literature. This comparison is listed in (Jain et al., 2009) , (Masmoudi et al., 1999) and (Jain et al., 1999 ) By Using CS5. 
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Conclusion
From the design and simulation results of the PIDFC, it can be concluded that: Higher execution speed versus small chip size is achieved by designing PIDFC with a simplified fuzzy algorithm as a parallel structure of PDFC and PIFC and also by designing PIFC by accumulating the output of the PDFC. These methods significantly reduce the number of rules needed. It also enables the controller to work as a PIFC, PDFC or PIDFC depending on two external signals to provide high-flexibilities with different applications. The controller needs 16 clock cycles to generate an output with a maximum clock frequency of 40 MHz. Therefore, the proposed controller will be able to control a wide range of systems with a high sampling rate. Higher flexibility versus good control performance is achieved by designing tuning-gains block at each input/output stage. This block involves a tuning by scaling the universe of discourse for the input/output variables (renormalization). This block makes the controller chip accept the PSO-based optimal scaling gains, and also enables the digital controller chip able to accept unsigned inputs. The PSO algorithm has better simulation results than other intelligent optimization methods proposed in the literature such as genetic algorithm. This block is very important and is useful for providing a best tuning case for the universe of discourse. In addition, it makes the design applicable for different systems without requiring reprogramming the controller chip. Higher execution speed and small chip size versus acceptable accuracy is achieved by designing each one of the scaling gains as two parts: integer and fraction, and perform all mathematical operations using integer number algorithms, which are smaller in the implementation size than floating number algorithms, and even faster. Sufficient design accuracy can be achieved with 8FBC in Particular. 8FBC is superior to 6FBC since it presents higher accuracy versus moderately low target device utilizations. 8FBC was able to produce a control action in 0.3 µs after input latching (the computational time of the controller is 0.3 µs). The 8FBC produced responses approximately similar or better than the MSBC compared with the 6FBC or with the results in the literature. The absolute mean of differences between the responses of the 6FBC and the MSBC, was less than 4% of the output range, for the linear plants, and less than 0.5% of the output range for the nonlinear plant, while the absolute mean of differences between the responses of 8FBC and the MSBC, was less than 1% of the output range, for the linear plants, and less than 0.3% of the output range for the nonlinear plant. Both versions showed some error at the steady state part of the response when serving as PIFLC or PIDFLC because of the accumulation of the rounding error at the summation block. This error depends on the rounding error; therefore it becomes larger when using the 6FBC than when using 8FBC. As a result, the proposed controller could be used to control many industrial applications with high sampling time. Its small size versus high speed makes it a good choice for other applications, such as robots. It is hoped that some future work could settle down the feasibility of the suggestions: Increasing the number of the first part of the fuzzy set in the MBMSF inside the fuzzifier block more than (3-bits) could make the design accept more than 8 fuzzy sets at each input. Increasing the number of bits of the entire design may be useful in decreasing the error in the PIFC component (in some cases) of the controller at the expense of increasing design area and processing time.
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